• Sign up
  • ‎What is Shvoong?‎
  • Sign In
    Sign In
    Remember my username Forgot your password?

Summaries and Short Reviews

.

Shvoong Home>Science>Underfill Delamination of Flip Chip on Low-Cost Board Summary

.

Underfill Delamination of Flip Chip on Low-Cost Board

Article Abstract by: TsingHua    

Original Author: Chinese Journal of Applied Mechanics
Following thermal cycling loading standard, MIL STD 883C, the life of two types of test chips (type B and D) are determined
with electrical measure. And the delamination propagation behavior at the interface between chip and underfill is investigated and the crack propagation rates are measured by using C SAM inspection for those samples. The material properties of SnPb eutectic solder used in simulation are modeled by the Anand viscoplastic material model. Meanwhile for underfill U8437 3, not only the Young's modulus but also the coefficients of thermal expansion are temperature dependent. Moreover, in the related finite element simulations, the strain energy release rates near crack tip under different conditions are calculated by the J integral in a small rectangular path near the crack tip. Then, the Paris helf empirical equation, which can be used as a reliability design base of flip chip package, is determined through the crack propagation rates measured and the energy release rates simulated.
Published: June 30, 2003
Please Rate this Review : 1 2 3 4 5

Bookmark & share this post

.